MicRochip

## Section 29. Instruction Set

## HIGHLIGHTS

This section of the manual contains the following major topics:
29.1 Introduction .................................................................................................................29-2
29.2 Instruction Formats .....................................................................................................29-4
29.3 Special Function Registers as Source/Destination ......................................................29-6
29.4 Q Cycle Activity ............................................................................................................29-7
29.5 Instruction Descriptions...............................................................................................29-8
29.6 Design Tips .................................................................................................................29-45
29.7 Related Application Notes...........................................................................................29-47
29.8 Revision History ........................................................................................................29-48

## 29.1 <br> Introduction

Each midrange instruction is a 14-bit word divided into an OPCODE which specifies the instruction type and one or more operands which further specify the operation of the instruction. The midrange Instruction Set Summary in Table 29-1 lists the instructions recognized by the MPASM assembler. The instruction set is highly orthogonal and is grouped into three basic categories:

- Byte-oriented operations
- Bit-oriented operations
- Literal and control operations

Table 29-2 gives the opcode field descriptions.
For byte-oriented instructions, 'f' represents a file register designator and 'd' represents a destination designator. The file register designator specifies which file register is to be used by the instruction.

The destination designator specifies where the result of the operation is to be placed. If 'd' is zero, the result is placed in the $W$ register. If ' $d$ ' is one, the result is placed in the file register specified in the instruction.
For bit-oriented instructions, 'b' represents a bit field designator which selects the number of the bit affected by the operation, while ' $f$ ' represents the number of the file in which the bit is located.
For literal and control operations, ' $k$ ' represents an eight or eleven bit constant or literal value.
All instructions are executed in one single instruction cycle, unless a conditional test is true or the program counter is changed as a result of an instruction. In these cases, the execution takes two instruction cycles with the second cycle executed as an NOP. One instruction cycle consists of four oscillator periods. Thus, for an oscillator frequency of 4 MHz , the normal instruction execution time is $1 \mu \mathrm{~s}$. If a conditional test is true or the program counter is changed as a result of an instruction, the instruction execution time is $2 \mu \mathrm{~s}$.

Table 29-1: $\quad$ Midrange Instruction Set

| Mnemonic, Operands |  | Description | Cycles | 14-Bit Instruction Word |  |  |  | Status Affected | Notes |
| :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: | :---: |
|  |  | MSb |  |  | LSb |  |  |
| BYTE-ORIENTED FILE REGISTER OPERATIONS |  |  |  |  |  |  |  |  |  |
| ADDWF | f, d |  | Add W and f | 1 | 00 | 0111 | dfff | ffff | C,DC,Z | 1,2 |
| ANDWF | f, d | AND W with f | 1 | 00 | 0101 | dfff | ffff | Z | 1,2 |
| CLRF | $f$ | Clear f | 1 | 00 | 0001 | lfff | ffff | Z | 2 |
| CLRW | - | Clear W | 1 | 00 | 0001 | 0xxx | xxx | Z |  |
| COMF | f, d | Complement f | 1 | 00 | 1001 | dfff | ffff | Z | 1,2 |
| DECF | f, d | Decrement f | 1 | 00 | 0011 | dfff | ffff | Z | 1,2 |
| DECFSZ | f, d | Decrement $f$, Skip if 0 | 1(2) | 00 | 1011 | dfff | ffff |  | 1,2,3 |
| INCF | f, d | Increment f | 1 | 00 | 1010 | dfff | ffff | Z | 1,2 |
| INCFSZ | f, d | Increment f, Skip if 0 | 1(2) | 00 | 1111 | dfff | ffff |  | 1,2,3 |
| IORWF | f, d | Inclusive OR W with f | 1 | 00 | 0100 | dfff | ffff | Z | 1,2 |
| MOVF | f, d | Move f | 1 | 00 | 1000 | dfff | ffff | Z | 1,2 |
| MOVWF | $f$ | Move W to f | 1 | 00 | 0000 | lfff | ffff |  |  |
| NOP | - | No Operation | 1 | 00 | 0000 | 0xx0 | 0000 |  |  |
| RLF | f, d | Rotate Left fthrough Carry | 1 | 00 | 1101 | dfff | ffff | C | 1,2 |
| RRF | f, d | Rotate Right f through Carry | 1 | 00 | 1100 | dfff | ffff | C | 1,2 |
| SUBWF | f, d | Subtract W from f | 1 | 00 | 0010 | dfff | ffff | $C, D C, Z$ | 1,2 |
| SWAPF | f, d | Swap nibbles in $f$ | 1 | 00 | 1110 | dfff | ffff |  | 1,2 |
| XORWF | f, d | Exclusive OR W with $f$ | 1 | 00 | 0110 | dfff | ffff | Z | 1,2 |
| BIT-ORIENTED FILE REGISTER OPERATIONS |  |  |  |  |  |  |  |  |  |
| BCF | f, b | Bit Clear f | 1 | 01 | 00bb | bfff | ffff |  | 1,2 |
| BSF | f, b | Bit Set f | 1 | 01 | 01bb | bfff | ffff |  | 1,2 |
| BTFSC | f, b | Bit Test f , Skip if Clear | 1 (2) | 01 | 10bb | bfff | ffff |  | 3 |
| BTFSS | f, b | Bit Test f, Skip if Set | 1 (2) | 01 | 11bb | bfff | ffff |  | 3 |
| LITERAL AND CONTROL OPERATIONS |  |  |  |  |  |  |  |  |  |
| ADDLW | k | Add literal and W | 1 | 11 | 111x | kkkk | kkkk | C,DC,Z |  |
| ANDLW | k | AND literal with W | 1 | 11 | 1001 | kkkk | kkkk | Z |  |
| CALL | k | Call subroutine | 2 | 10 | 0kkk | kkkk | kkkk |  |  |
| CLRWDT | - | Clear Watchdog Timer | 1 | 00 | 0000 | 0110 | 0100 | TO, $\overline{P D}$ |  |
| GOTO | k | Go to address | 2 | 10 | 1 kkk | kkkk | kkkk |  |  |
| IORLW | k | Inclusive OR literal with W | 1 | 11 | 1000 | kkkk | kkkk | Z |  |
| MOVLW | k | Move literal to W | 1 | 11 | 00xx | kkkk | kkkk |  |  |
| RETFIE | - | Return from interrupt | 2 | 00 | 0000 | 0000 | 1001 |  |  |
| RETLW | k | Return with literal in W | 2 | 11 | 01xx | kkkk | kkkk |  |  |
| RETURN | - | Return from Subroutine | 2 | 00 | 0000 | 0000 | 1000 |  |  |
| SLEEP | - | Go into standby mode | 1 | 00 | 0000 | 0110 | 0011 | $\overline{\text { TO, }} \overline{\mathrm{PD}}$ |  |
| SUBLW | k | Subtract W from literal | 1 | 11 | 110x | kkkk | kkkk | C,DC,Z |  |
| XORLW | k | Exclusive OR literal with W | 1 | 11 | 1010 | kkkk | kkkk |  |  |

Note 1: When an I/O register is modified as a function of itself (e.g., MOVF PORTB, 1), the value used will be that value present on the pins themselves. For example, if the data latch is ' 1 ' for a pin configured as input and is driven low by an external device, the data will be written back with a ' 0 '.
2: If this instruction is executed on the TMRO register (and, where applicable, $d=1$ ), the prescaler will be cleared if assigned to the Timer0 Module.
3: If Program Counter (PC) is modified or a conditional test is true, the instruction requires two cycles. The second cycle is executed as a NOP.

## PICmicro MID-RANGE MCU FAMILY

### 29.2 Instruction Formats

Figure 29-1 shows the three general formats that the instructions can have. As can be seen from the general format of the instructions, the opcode portion of the instruction word varies from 3 -bits to 6 -bits of information. This is what allows the midrange instruction set to have 35 instructions.

Note 1: Any unused opcode is Reserved. Use of any reserved opcode may cause unexpected operation.
Note 2: To maintain upward compatibility with future midrange products, do not use the OPTION and TRIS instructions.

All instruction examples use the following format to represent a hexadecimal number:
0xhh
where h signifies a hexadecimal digit.
To represent a binary number:
00000100b
where b is a binary string identifier.
Figure 29-1: General Format for Instructions
Byte-oriented file register operations

$d=0$ for destination $W$
$d=1$ for destination $f$
$f=7$-bit file register address
Bit-oriented file register operations

| 13 | $109 \quad 76$ |  |  |
| :--- | :--- | :--- | :--- |
| OPCODE | b (BIT \#) | f (FILE \#) |  |

b $=3$-bit bit address
$\mathrm{f}=7$-bit file register address
Literal and control operations
General

| 13 | 8 |
| :--- | :--- |
| OPCODE | k (literal) |

$\mathrm{k}=8$-bit literal (immediate) value
CALL and GOTO instructions only

$\mathrm{k}=11$-bit literal (immediate) value

Table 29-2: Instruction Description Conventions

| Field | Description |
| :--- | :--- |
| f | Register file address (0x00 to 0x7F) |
| W | Working register (accumulator) |
| b | Bit address within an 8-bit file register (0 to 7) |
| k | Literal field, constant data or label (may be either an 8-bit or an 11-bit value) |
| x | Don't care (0 or 1) <br> The assembler will generate code with $x=0$. It is the recommended form of use for <br> compatibility with all Microchip software tools. |
| d | Destination select; <br> d $=0$ : store result in W, <br> d $=1:$ store result in file register f. |
| dest | Destination either the W register or the specified register file location |
| label | Label name |
| TOS | Top of Stack |
| PC | Program Counter |
| PCLATH | Program Counter High Latch |
| GIE | Global Interrupt Enable bit |
| WDT | Watchdog Timer |
| TO | Time-out bit |
| PD | Power-down bit |
| $[~]$ | Optional |
| ( ) | Contents |
| $\rightarrow$ | Assigned to |
| $<>$ | Register bit field |
| $\epsilon$ | In the set of |
| italics | User defined term (font is courier) |

## PICmicro MID-RANGE MCU FAMILY

### 29.3 Special Function Registers as Source/Destination

The Section 29. Instruction Set's orthogonal instruction set allows read and write of all file registers, including special function registers. Some special situations the user should be aware of are explained in the following subsections:

### 29.3.1 STATUS Register as Destination

If an instruction writes to the STATUS register, the $\mathrm{Z}, \mathrm{C}, \mathrm{DC}$ and OV bits may be set or cleared as a result of the instruction and overwrite the original data bits written. For example, executing CLRF STATUS will clear register STATUS, and then set the Z bit leaving 00000100 b in the register.

### 29.3.2 PCL as Source or Destination

Read, write or read-modify-write on PCL may have the following results:

| Read PC: | PCL $\rightarrow$ dest; PCLATH does not change; |
| :--- | :--- |
| Write PCL: | PCLATH $\rightarrow$ PCH; |
|  | 8-bit destination value $\rightarrow$ PCL |
| Read-Modify-Write: | PCL $\rightarrow$ ALU operand |
|  | PCLATH $\rightarrow$ PCH; |
|  | 8-bit result $\rightarrow$ PCL |

Where $\mathrm{PCH}=$ program counter high byte (not an addressable register), PCLATH = Program counter high holding latch, dest = destination, W register or register file $f$.

### 29.3.3 Bit Manipulation

All bit manipulation instructions will first read the entire register, operate on the selected bit and then write the result back (read-modify-write (R-M-W)) the specified register. The user should keep this in mind when operating on some special function registers, such as ports.

Note: Status bits that are manipulated by the device (including the interrupt flag bits) are set or cleared in the Q1 cycle. So there is no issue with executing R-M-W instructions on registers which contain these bits.

### 29.4 Q Cycle Activity

Each instruction cycle (Tcy) is comprised of four Q cycles (Q1-Q4). The Q cycle is the same as the device oscillator cycle (TOSC). The Q cycles provide the timing/designation for the Decode, Read, Process Data, Write etc., of each instruction cycle. The following diagram shows the relationship of the Q cycles to the instruction cycle.
The four $Q$ cycles that make up an instruction cycle (Tcy) can be generalized as:
Q1: Instruction Decode Cycle or forced No Operation
Q2: Instruction Read Cycle or No Operation
Q3: Process the Data
Q4: Instruction Write Cycle or No Operation
Each instruction will show the detailed Q cycle operation for the instruction.
Figure 29-2: Q Cycle Activity


## PICmicro MID-RANGE MCU FAMILY

## 29.5

Instruction Descriptions


Add Literal and W

| Syntax: | [ label] ADDLW k |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $0 \leq k \leq 255$ |  |  |  |  |
| Operation: | $(\mathrm{W})+\mathrm{k} \rightarrow \mathrm{W}$ |  |  |  |  |
| Status Affected: | C, DC, Z |  |  |  |  |
| Encoding: | 11 | 111x | kkkk | k ${ }^{\text {k }}$ kkk |  |
| Description: | The contents of the W register are added to the eight bit literal ' k ' and the result is placed in the W register. |  |  |  |  |
| Words: | 1 |  |  |  |  |
| Cycles: | 1 |  |  |  |  |
| Q Cycle Activity: |  |  |  |  |  |
| Q1 | Q2 | Q3 Q4 |  | Q4 |  |
| Decode | Read literal ' $k$ ' | Process data |  | Write to W register |  |


| Example1 | ADDLW $0 \times 15$ |
| :---: | :---: |
| Before Instruction |  |
| $W=0 \times 10$ |  |
|  | After Instruction |
| $W=0 \times 25$ |  |



## Section 29. Instruction Set

## ADDWF

Add W and f


FSR = 0xC2
Contents of Address (FSR) $=0 \times 37$

## Example 3 ADDWF PCL

Case 1: Before Instruction

$$
\text { PCL }=0 \times 37
$$

ruction

$$
\mathrm{C}=0
$$

Case 2: Before Instruction

$$
\begin{aligned}
& \mathrm{W}=0 \times 10 \\
& \text { PCL }=0 \times F 7 \\
& \text { PCH }=0 \times 08
\end{aligned}
$$

ruction

$$
\begin{aligned}
& \mathrm{PCH}=0 \times 08 \\
& \mathrm{C}=1
\end{aligned}
$$

## ANDLW

## And Literal with W



## ANDWF

AND W with f



Bit Set f


## BTFSC

## Bit Test, Skip if Clear




## CALL

Call Subroutine

Syntax:
Operands:
[label] CALL k

Operation:
$0 \leq k \leq 2047$
(PC) $+1 \rightarrow$ TOS,
$k \rightarrow P C<10: 0>$,
(PCLATH<4:3>) $\rightarrow \mathrm{PC}<12: 11>$
Status Affected: None
Encoding:
Description:

| 10 | $0 k k k$ | kkkk | kkkk |
| :---: | :---: | :---: | :---: |

Call Subroutine. First, the 13-bit return address ( $\mathrm{PC}+1$ ) is pushed onto the stack. The eleven bit immediate address is loaded into PC bits $<10: 0>$. The upper bits of the PC are loaded from PCLATH<4:3>. CALL is a two cycle instruction.
Words: $\quad 1$
Cycles: 2
Q Cycle Activity:
1st cycle:


2nd cycle:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

Example 1 HERE CALL THERE
Before Instruction
PC = Addresshere
After Instruction
TOS = Address HERE +1
PC = Address THERE

## CLRF

## Clear f


$\stackrel{0}{9}$

## PICmicro MID-RANGE MCU FAMILY

CLRW

| Syntax: | [label] CLRW |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Operands: | None |  |  |  |
| Operation: | $\begin{aligned} & 00 \mathrm{~h} \rightarrow \mathrm{~W} \\ & 1 \rightarrow \mathrm{Z} \end{aligned}$ |  |  |  |
| Status Affected: | Z |  |  |  |
| Encoding: | 00 | 0001 | 0xxx | xxx |
| Description: | W register is cleared. Zero bit ( $Z$ ) is set. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | Read register ' $f$ ' | Proce data |  | Wite ster 'W |


| Example 1 | CLRW |
| :--- | :---: |
| Before Instruction |  |
| $W=0 \times 5 A$ |  |
|  | After Instruction |
| $W=0 \times 00$ |  |
| $Z=1$ |  |

## Section 29. Instruction Set

## CLRWDT

## Clear Watchdog Timer



Note: The CLRWDT instruction does not affect the assignment of the WDT prescaler.

## COMF

## Complement f



## DECF

## Decrement f



## DECFSZ

## Decrement $\mathbf{f}$, Skip if $\mathbf{0}$



## GOTO

## Unconditional Branch

| Syntax: | [ label] GOTO k |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $0 \leq \mathrm{k} \leq 2047$ |  |  |  |  |
| Operation: | $\begin{aligned} & \mathrm{k} \rightarrow \mathrm{PC}<10: 0> \\ & \mathrm{PCLATH}<4: 3>\rightarrow \mathrm{PC}<12: 11> \end{aligned}$ |  |  |  |  |
| Status Affected: | None |  |  |  |  |
| Encoding: | 10 | 1kkk | kkkk | k kkk |  |
| Description: | GOTO is an unconditional branch. The eleven bit immediate value is loaded into PC bits $<10: 0>$. The upper bits of PC are loaded from PCLATH<4:3>. GOTO is a two cycle instruction. |  |  |  |  |
| Words: | 1 |  |  |  |  |
| Cycles: | 2 |  |  |  |  |
| Q Cycle Activity: 1st cycle: |  |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |  |
| Decode | Read literal ' $k$ '<7:0> | Process data |  | No operation |  |
| 2nd cycle: |  |  |  |  |  |
| No operation | No operation | No operation |  | $\qquad$ operation |  |
| Example | GOTO THERE |  |  |  |  |
|  | After Instruction |  |  |  |  |
|  | PC =Addressthere |  |  |  |  |

## INCF

Increment f


| Syntax: | $[$ label $\quad$ INCFSZ f,d |
| :--- | :--- |
| Operands: | $0 \leq \mathrm{f} \leq 127$ <br> $\mathrm{~d} \in[0,1]$ |
|  |  |
| Operation: | (f) $+1 \rightarrow$ destination, skip if result $=0$ <br> Status Affected: |
| Encoding: | None |
|  | 00 |
|  | 1111 |
|  |  |

Description: The contents of register ' $f$ ' are incremented. If ' $d$ ' is 0 the result is placed in the W register. If ' d ' is 1 the result is placed back in register ' f '. If the result is 0 , then the next instruction (fetched during the current instruction execution) is discarded and a NOP is executed instead, making this a 2 cycle instruction.
Words: $\quad 1$
Cycles: $\quad 1(2)$
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register 'f' | Process <br> data | Write to <br> destination |

If skip (2nd cycle):

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |


| Example | HERE | INCFSZ <br> GOTO | CNT, <br> LOOP |
| :--- | :--- | :--- | :--- |
|  | CONTINUE |  |  |
|  |  |  |  |
|  |  |  |  |
|  |  |  |  |

Case 1: Before Instruction
$\begin{array}{ll}\mathrm{PC} & =\text { address HERE } \\ \mathrm{CNT} & =0 \times F \mathrm{~F}\end{array}$
After Instruction
CNT $=0 \times 00$
PC = address CONTINUE
Case 2: Before Instruction
$\begin{array}{ll}\mathrm{PC} & =\text { address HERE } \\ \mathrm{CNT} & =0 \times 00\end{array}$
After Instruction
$\mathrm{CNT}=0 \times 01$
$\mathrm{PC}=$ address HERE +1

## IORLW

Inclusive OR Literal with W

| Syntax: | [ label] IORLW k |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $0 \leq k \leq 255$ |  |  |  |  |
| Operation: | (W).OR. $\mathrm{k} \rightarrow \mathrm{W}$ |  |  |  |  |
| Status Affected: | Z |  |  |  |  |
| Encoding: | 11 | 1000 k | kkkk | kkkk |  |
| Description: | The contents of the W register is OR'ed with the eight bit literal ' $k$ '. The result is placed in the W register. |  |  |  |  |
| Words: | 1 |  |  |  |  |
| Cycles: | 1 |  |  |  |  |
| Q Cycle Activity: |  |  |  |  |  |
| Q1 | Q2 | Q3 | Q4 |  |  |
| Decode | Read literal 'k' | Process data | Write to W register |  |  |
| Example 1 | IORLW 0x35 |  |  |  |  |
|  | Before Instruction |  |  |  |  |
|  | $W=0 \times 9 A$ <br> After Instruction |  |  |  |  |
|  |  |  |  |  |  |
|  | $\mathrm{W}=0 \times B F$ |  |  |  |  |
|  | $Z=0$ |  |  |  |  |
| Example 2 | IORLW MYREG |  |  |  |  |
|  | Before Instruction |  |  |  |  |
|  | $\mathrm{W}=0 \times 9 \mathrm{~A}$ |  |  |  |  |
|  | Address of MYREG ${ }^{\dagger}=0 \times 37$ <br> $\dagger$ MYREG is a symbol for a data memory location |  |  |  |  |
|  | After Instruction |  |  |  |  |
|  | $W=0 \times 9 \mathrm{~F}$ |  |  |  |  |
|  | $Z=0$ |  |  |  |  |
| Example 3 | IORLW HIGH (LU_TABLE) |  |  |  |  |
|  | Before Instruction |  |  |  |  |
|  | $\mathrm{W}=0 \times 9 \mathrm{~A}$ |  |  |  |  |
|  | Address of LU_TABLE ${ }^{\dagger}=0 \times 9375$ <br> $\dagger$ LU_TABLE is a label for an address in program memory |  |  |  |  |
|  |  |  |  |  |  |
|  | After Instruction |  |  |  |  |
|  | $W=0 \times 9 B$ |  |  |  |  |
|  | $Z=0$ |  |  |  |  |
| Example 4 | IORLW 0x00 |  |  |  |  |
|  | Before Instruction |  |  |  |  |
|  | $W$After Instruction |  |  |  |  |
|  |  |  |  |  |  |
|  | $\mathrm{W}=0 \times 00$ |  |  |  |  |
|  | Z = 1 |  |  |  |  |

## IORWF

## Inclusive OR W with f


$\mathrm{W}=0 \times 17$
FSR $=0 \times C 2$
Contents of Address (FSR) $=0 \times 37$
$Z=0$
Example 3 IORWE RESULT,
Case 1: Before Instruction
RESULT $=0 \times 13$
truction
RESULT=0×93
$\begin{array}{ll}\mathrm{W} & =0 \times 91 \\ \mathrm{Z} & =0\end{array}$

Case 2: Before Instruction
RESULT=0×00
$\mathrm{W}=0 \times 00$
RESULT $=0 \times 00$
$\mathrm{W}=0 \times 00$
$z=1$


## Section 29. Instruction Set

## MOVF

## Move f



## Example 1 MOVF FSR, 0 <br> Before Instruction

$$
\begin{aligned}
& \mathrm{W}=0 \times 00 \\
& \mathrm{FSR}=0 \times \mathrm{C} 2
\end{aligned}
$$

After Instruction

$$
\begin{aligned}
& \mathrm{W}=0 \times \mathrm{C} 2 \\
& \mathrm{Z}=0
\end{aligned}
$$

Example 2 MOVF INDF, 0
Before Instruction

$$
W=0 \times 17
$$

$$
\mathrm{FSR}=0 \times \mathrm{C} 2
$$

$$
\text { Contents of Address }(F S R)=0 \times 00
$$

After Instruction
$\mathrm{W}=0 \times 17$
FSR $=0 \times C 2$
Contents of Address (FSR) $=0 \times 00$
$Z=1$

Example 3 MOVF FSR, 1
Case 1: Before Instruction
FSR $=0 \times 43$
After Instruction

$$
F S R=0 \times 43
$$

$$
Z=0
$$

Case 2: Before Instruction
$F S R=0 \times 00$
After Instruction

$$
F S R=0 \times 00
$$

$$
Z=1
$$

MOVWF Move W to f

| Syntax: | [ label] MOVWF f |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Operands: | $0 \leq f \leq 127$ |  |  |  |
| Operation: | (W) $\rightarrow$ f |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 00 | 0000 | 1fff | ffff |
| Description: | Move data from W register to register 'f'. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 |  | Q4 |
| Decode | $\begin{gathered} \text { Read } \\ \text { register 'f' } \end{gathered}$ | Process data |  | Write ister 'f' |

## Example 1

MOVWF OPTION_REG
Before Instruction
OPTION_REG=0xFF
$\mathrm{W}=0 \times 4 \mathrm{~F}$
After Instruction
OPTION_REG=0x4F
$\mathrm{W}=0 \times 4 \mathrm{~F}$

## Example 2

MOVWF INDF
Before Instruction
$\mathrm{W}=0 \times 17$
FSR = 0xC2
Contents of Address (FSR) $=0 \times 00$
After Instruction
$\mathrm{W}=0 \times 17$
FSR $=0 \times C 2$
Contents of Address (FSR) $=0 \times 17$

## NOP

## No Operation

| Syntax: | [ label] NOP |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Operands: | None |  |  |  |
| Operation: | No operation |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 00 | 0000 0 | 0xx0 | 0000 |
| Description: | No operation. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |
| Q Cycle Activity: |  |  |  |  |
| Q1 | Q2 | Q3 | Q4 |  |
| Decode | No operation | No operation |  | No operation |
| Example | Here | NOP |  |  |
| : | Before Instruction |  |  |  |
|  | $\mathrm{PC}=$ address HERE <br> After Instruction |  |  |  |
|  | $\mathrm{PC}=$ address HERE + |  |  |  |

## PICmicro MID-RANGE MCU FAMILY

| OPTON | Load Option Register |  |  |  |
| :---: | :---: | :---: | :---: | :---: |
| Syntax: | [ label] OPTION |  |  |  |
| Operands: | None |  |  |  |
| Operation: | (W) $\rightarrow$ OPTION |  |  |  |
| Status Affected: | None |  |  |  |
| Encoding: | 00 | 0000 | 0110 | 0010 |
| Description: | The contents of the W register are loaded in the OPTION register. This instruction is supported for code compatibility with PIC16C5X products. Since OPTION is a readable/writable register, the user can directly address it. |  |  |  |
| Words: | 1 |  |  |  |
| Cycles: | 1 |  |  |  |

To maintain upward compatibility with future PIC16CXX products, do not use this instruction.

## RETFIE

## Return from Interrupt



## RETLW

Return with Literal in W

| Syntax: | [ label] RETLW k |  |  |  |  |
| :---: | :---: | :---: | :---: | :---: | :---: |
| Operands: | $0 \leq k \leq 255$ |  |  |  |  |
| Operation: | $\begin{aligned} & \mathrm{k} \rightarrow \mathrm{~W} ; \\ & \mathrm{TOS} \rightarrow \mathrm{PC} \end{aligned}$ |  |  |  |  |
| Status Affected: | None |  |  |  |  |
| Encoding: | 11 | 01xx | kkkk | kkkk |  |
| Description: | The $W$ register is loaded with the eight bit literal ' $k$ '. The program counter is loaded 13-bit address at the Top of Stack (the return address). This is a two cycle instruction. |  |  |  |  |
| Words: | 1 |  |  |  |  |
| Cycles: | 2 |  |  |  |  |

Q Cycle Activity:
1st cycle:

| Q1 | Q2 | Q4 |  |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> literal ' $k$ ' | Process <br> data | Write to W <br> register |

2nd cycle:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| No <br> operation | No <br> operation | No <br> operation | No <br> operation |

```
Example HERE CALL TABLE ; w contains table
    ; offset value
    - ; W now has table value
    •
    TABLE ADDWF PC ;W = offset
        RETLW k1 ; Begin table
        RETLW k2 ;
        \bullet
        -
        -
            RETLW kn ; End of table
        Before Instruction
            W = 0x07
        After Instruction
            W = value of k8
            PC = TOS = Address Here + 1
```


## Section 29. Instruction Set

## RETURN

Return from Subroutine


## RLF

Rotate Left fthrough Carry
Syntax:
[ label] RLF f,d
Operands: $\quad 0 \leq f \leq 127$ $d \in[0,1]$
Operation: See description below
Status Affected:
C
Encoding:

| 00 | 1101 | dfff | ffff |
| :---: | :---: | :---: | :---: |

Description: The contents of register ' $f$ ' are rotated one bit to the left through the Carry Flag. If ' $d$ ' is 0 the result is placed in the $W$ register. If ' $d$ ' is 1 the result is stored back in register ' $f$ '.


Words: $\quad 1$
Cycles: 1
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register ' $f$ ' | Process <br> data | Write to <br> destination |

## Example 1

RLF REG1, 0
Before Instruction
REG1= 11100110
C $=0$
After Instruction
REG1=1110 0110
W =1100 1100
C $=1$

Example 2
RLF
INDF, 1
Case 1: Before Instruction
$W=\mathrm{xxxx} \mathrm{xxx}$
FSR $=0 \times C 2$
Contents of Address (FSR) $=00111010$
$C=1$
After Instruction
$\mathrm{W}=0 \times 17$
$\mathrm{FSR}=0 \times \mathrm{C} 2$
Contents of Address (FSR) $=01110101$
$C=0$
Case 2: Before Instruction
$\mathrm{W}=\mathrm{xxxx} \mathrm{xxx}$
FSR = $0 \times 2$
Contents of Address $($ FSR $)=10111001$
$C=0$
After Instruction
$\mathrm{W}=0 \times 17$
$\mathrm{FSR}=0 \times \mathrm{C} 2$
Contents of Address (FSR) $=01110010$
$C=1$

## RRF

## Rotate Right fthrough Carry

Syntax:
[ label] RRF f,d
Operands: $\quad 0 \leq f \leq 127$
$d \in[0,1]$
Operation: See description below
Status Affected: C
Encoding:

| 00 | 1100 | dfff | ffff |
| :---: | :---: | :---: | :---: |

Description: The contents of register 'f' are rotated one bit to the right through the Carry Flag. If ' $d$ ' is 0 the result is placed in the $W$ register. If ' $d$ ' is 1 the result is placed back in register ' $f$ '.


Words: $\quad 1$
Cycles: $\quad 1$
Q Cycle Activity:

| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> register 'f' | Process <br> data | Write to <br> destination |

Example 1
RRF
REG1, 0
Before Instruction

> REG1 $=11100110$ $\mathrm{~W}=\mathrm{xxxx} \operatorname{xxx}$
> $\mathrm{C}=0$

After Instruction

$$
\begin{aligned}
& \text { REG1 }=11100110 \\
& \mathrm{~W}=01110011 \\
& \mathrm{C}=0
\end{aligned}
$$

Example 2 RRF INDF, 1
Case 1: Before Instruction
$\mathrm{W}=\mathrm{xxxx} \mathrm{xxxx}$ FSR $=0 \times C 2$ Contents of Address $(F S R)=00111010$ $C=1$
After Instruction $\mathrm{W}=0 \times 17$ $\mathrm{FSR}=0 \times \mathrm{C} 2$ Contents of Address (FSR) = 10011101 $C=0$
Case 2: Before Instruction $W=\operatorname{xxx} \operatorname{xxx}$ $\mathrm{FSR}=0 \times \mathrm{C} 2$ Contents of Address (FSR) = 00111001 $C=0$
After Instruction $\mathrm{W}=0 \times 17$ $\mathrm{FSR}=0 \times \mathrm{C} 2$ Contents of Address $($ FSR $)=00011100$ $C=1$

## SLEEP



Note: The SLEEP instruction does not affect the assignment of the WDT prescaler

## Section 29. Instruction Set

## SUBLW

Subtract W from Literal

| Syntax: | $[$ label $]$ SUBLW $k$ |
| :--- | :--- |
| Operands: | $0 \leq \mathrm{k} \leq 255$ |
| Operation: | $\mathrm{k}-(\mathrm{W}) \rightarrow \mathrm{W}$ |
| Status Affected: | $\mathrm{C}, \mathrm{DC}, \mathrm{Z}$ |
| Encoding: | 11 |
|  | 110 x |
| Description: | The W register is subtracted (2's complement method) from the eight bit <br>  <br> literal ' $k$ '. The result is placed in the W register. |
| Words: | 1 |
| Cycles: | 1 |
| Q Cycle Activity: |  |


| Q1 | Q2 | Q3 | Q4 |
| :---: | :---: | :---: | :---: |
| Decode | Read <br> literal ' $k$ ' | Process <br> data | Write to W <br> register |

## Example 1: SUBLW 0x02

Case 1: Before Instruction

$$
\begin{aligned}
W & =0 \times 01 \\
C & =x \\
Z & =x
\end{aligned}
$$

After Instruction

$$
\begin{array}{lll}
\mathrm{W} & =0 \times 01 \\
\mathrm{C} & =1 & \\
7 & -0 & \text { result is positive }
\end{array}
$$

Case 2: Before Instruction

$$
\begin{aligned}
\mathrm{W} & =0 \times 02 \\
\mathrm{C} & =\mathrm{x} \\
\mathrm{Z} & =\mathrm{x}
\end{aligned}
$$

After Instruction

| $W=0 \times 00$ |  |
| :--- | :--- |
| $C$ | $=1$ |
| $Z$ | $=1$ |$\quad$; result is zero

Case 3: Before Instruction
$\mathrm{W}=0 \times 03$
$\mathrm{C}=\mathrm{x}$
$\mathrm{Z}=\mathrm{x}$

After Instruction

| $W=0 x F F$ |  |
| :--- | :--- |
| $C$ | $=0$ |
| $Z$ | $=0$ |$\quad$; result is negative

Example 2
SUBLW MYREG
Before Instruction
$W=0 \times 10$
Address of MYREG ${ }^{\dagger}=0 \times 37$
$\dagger$ MYREG is a symbol for a data memory location
After Instruction
$W=0 \times 27$
$C=1 \quad$; result is positive

## SUBWF

## Subtract W from f



## Example 1: SUBWF REG1,1

Case 1: Before Instruction
REG1 $=3$
$\mathrm{W}=2$
$C=x$
$Z=x$
After Instruction

| REG1 $=1$ |  |
| :--- | :--- |
| $W=2$ |  |
| $C=1$ | ; result is positive |
| $Z=0$ |  |

Case 2: Before Instruction

$$
\begin{aligned}
& \text { REG1 }=2 \\
& \mathrm{~W}=2 \\
& \mathrm{C}=\mathrm{x} \\
& \mathrm{Z}=\mathrm{x}
\end{aligned}
$$

After Instruction

Case 3: Before Instruction

$$
\begin{aligned}
& \text { REG1 }=1 \\
& \mathrm{~W}=2 \\
& \mathrm{C}=\mathrm{x} \\
& \mathrm{Z}=\mathrm{x}
\end{aligned}
$$

After Instruction

```
REG1= 0xFF
W = 2
C = 0 ;result is negative
Z = 0
```


## SWAPF

Swap Nibbles in $f$


## PICmicro MID-RANGE MCU FAMILY



## XORLW

## Exclusive OR Literal with W



## XORWF

## Exclusive OR W with f



## Question 1: How can I modify the value of W directly? I want to decrement W.

## Answer 1:

There are a few possibilities, two are:

1. For the midrange devices, there are several instructions that work with a literal and W. For instance, if it were desired to decrement W , this can be done with an ADDLW 0xFF. (the 0 x prefix denotes hex to the assembler)
2. Notice that all of the instructions can modify a value right where it sits in the file register. This means you can decrement it right where it is. You do not even need to move it to W. If you want to decrement it AND move it somewhere else, then you make W the DESTINATION of the decrement (DECF register,W) then put it where you want it. It is the same number of instructions as a straight move, but it gets decremented along the way.

## Question 2: Is there any danger in using the tRIs instruction for the PIC16CXXX since there is a warning in the Data book suggesting it not be used?

## Answer 2:

For code compatibility and upgrades to later parts, the use of the TRIS instruction is not recommended. You should note the TRIS instruction is limited to ports A, B and C. Future devices may not support these instructions.

Question 3: Do I have to switch to Bank1 of data memory before using the tris instruction (for parts with TRIS registers in the memory map)?

## Answer 3:

No. The TRIS instruction is Bank independent. Again the use of the TRIS instruction is not recommended.

Question 4: I have seen references to "Read-Modify-Write" instructions in your data sheet, but I do not know what that is. Can you explain what it is and why I need to know this?

## Answer 4:

An easy example of a Read-Modify-Write (R-M-W) instruction is the bit clear instruction BCF. You might think that the processor just clears the bit, which on a port output pin would clear the pin. What actually happens is the whole port (or register) is first read, THEN the bit is cleared, then the new modified value is written back to the port (or register). Actually, any instruction that depends on a value currently in the register is going to be a Read-Modify-Write instruction. This includes ADDWF, SUBWF, BCF, BSF, INCF, XORWF, etc... Instructions that do not depend on the current register value, like MOVWF, CLRF, and so on are not R-M-W instructions.
One situation where you would want to consider the affects of a R-M-W instruction is a port that is continuously changed from input to output and back. For example, say you have TRISB set to all outputs, and write all ones to the PORTB register, all of the PORTB pins will go high. Now, say you turn pin RB3 into an input, which happens to go low. A BCF PORTB, 6 is then executed to drive pin RB6 low. If you then turn RB3 back into an output, it will now drive low, even though the last value you put there was a one. What happened was that the BCF of the other pin (RB6) caused the whole port to be read, including the zero on RB3 when it was an input. Then, bit 6 was changed as requested, but since RB3 was read as a zero, zero will also be placed back into that port latch, overwriting the one that was there before. When the pin is turned back into an output, the new value was reflected.

## Question 5: When I perform a BCF other pins get cleared in the port. Why?

## Answer 5:

There are a few possibilities, two are:

1. Another case where a R-M-W instruction may seem to change other pin values unexpectedly can be illustrated as follows: Suppose you make PORTC all outputs and drive the pins low. On each of the port pins is an LED connected to ground, such that a high output lights it. Across each LED is a $100 \mu \mathrm{~F}$ capacitor. Let's also suppose that the processor is running very fast, say 20 MHz . Now if you go down the port setting each pin in order; BSF PORTC, 0 then BSF PORTC, 1 then BSF PORTC, 2 and so on, you may see that only the last pin was set, and only the last LED actually turns on. This is because the capacitors take a while to charge. As each pin was set, the pin before it was not charged yet and so was read as a zero. This zero is written back out to the port latch (R-M-W, remember) which clears the bit you just tried to set the instruction before. This is usually only a concern at high speeds and for successive port operations, but it can happen so take it into consideration.
2. If this is on a PIC16C7X device, you may not have configured the I/O pins properly in the ADCON1 register. If a pin is configured for analog input, any read of that pin will read a zero, regardless of the voltage on the pin. This is an exception to the normal rule that the pin state is always read. You can still configure an analog pin as an output in the TRIS register, and drive the pin high or low by writing to it, but you will always read a zero. Therefore if you execute a Read-Modify-Write instruction (see previous question) all analog pins are read as zero, and those not directly modified by the instruction will be written back to the port latch as zero. A pin configured as analog is expected to have values that may be neither high nor low to a digital pin, or floating. Floating inputs on digital pins are a no-no, and can lead to high current draw in the input buffer, so the input buffer is disabled.

### 29.7 Related Application Notes

This section lists application notes that are related to this section of the manual. These application notes may not be written specifically for the Mid-Range MCU family (that is they may be written for the Base-Line, or High-End families), but the concepts are pertinent, and could be used (with modification and possible limitations). The current application notes related to the instruction set are:

## Currently No related Application Notes

## PICmicro MID-RANGE MCU FAMILY

### 29.8 Revision History <br> Revision A

This is the initial released revision of the Instruction Set description.

